AnonSec Shell
Server IP : 209.38.156.173  /  Your IP : 216.73.216.122   [ Reverse IP ]
Web Server : Apache/2.4.52 (Ubuntu)
System : Linux lakekumayuhotel 5.15.0-136-generic #147-Ubuntu SMP Sat Mar 15 15:53:30 UTC 2025 x86_64
User : root ( 0)
PHP Version : 8.1.2-1ubuntu2.22
Disable Function : NONE
Domains : 2 Domains
MySQL : OFF  |  cURL : ON  |  WGET : ON  |  Perl : ON  |  Python : OFF  |  Sudo : ON  |  Pkexec : ON
Directory :  /lib/modules/5.15.0-136-generic/build/include/dt-bindings/clock/

Upload File :
current_dir [ Writeable ] document_root [ Writeable ]

 

Command :


[ HOME ]     [ BACKUP SHELL ]     [ JUMPING ]     [ MASS DEFACE ]     [ SCAN ROOT ]     [ SYMLINK ]     

Current File : /lib/modules/5.15.0-136-generic/build/include/dt-bindings/clock/stih410-clks.h
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * This header provides constants clk index STMicroelectronics
 * STiH410 SoC.
 */
#ifndef _DT_BINDINGS_CLK_STIH410
#define _DT_BINDINGS_CLK_STIH410

#include "stih407-clks.h"

/* STiH410 introduces new clock outputs compared to STiH407 */

/* CLOCKGEN C0 */
#define CLK_TX_ICN_HADES	32
#define CLK_RX_ICN_HADES	33
#define CLK_ICN_REG_16		34
#define CLK_PP_HADES		35
#define CLK_CLUST_HADES		36
#define CLK_HWPE_HADES		37
#define CLK_FC_HADES		38

/* CLOCKGEN D0 */
#define CLK_PCMR10_MASTER	4
#define CLK_USB2_PHY		5

#endif

Anon7 - 2022
AnonSec Team