AnonSec Shell
Server IP : 209.38.156.173  /  Your IP : 216.73.216.122   [ Reverse IP ]
Web Server : Apache/2.4.52 (Ubuntu)
System : Linux lakekumayuhotel 5.15.0-136-generic #147-Ubuntu SMP Sat Mar 15 15:53:30 UTC 2025 x86_64
User : root ( 0)
PHP Version : 8.1.2-1ubuntu2.22
Disable Function : NONE
Domains : 2 Domains
MySQL : OFF  |  cURL : ON  |  WGET : ON  |  Perl : ON  |  Python : OFF  |  Sudo : ON  |  Pkexec : ON
Directory :  /usr/lib/modules/5.15.0-136-generic/build/include/dt-bindings/clock/

Upload File :
current_dir [ Writeable ] document_root [ Writeable ]

 

Command :


[ HOME ]     [ BACKUP SHELL ]     [ JUMPING ]     [ MASS DEFACE ]     [ SCAN ROOT ]     [ SYMLINK ]     

Current File : /usr/lib/modules/5.15.0-136-generic/build/include/dt-bindings/clock/qcom,dispcc-sc7180.h
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2019, The Linux Foundation. All rights reserved.
 */

#ifndef _DT_BINDINGS_CLK_QCOM_DISP_CC_SC7180_H
#define _DT_BINDINGS_CLK_QCOM_DISP_CC_SC7180_H

#define DISP_CC_PLL0				0
#define DISP_CC_PLL0_OUT_EVEN			1
#define DISP_CC_MDSS_AHB_CLK			2
#define DISP_CC_MDSS_AHB_CLK_SRC		3
#define DISP_CC_MDSS_BYTE0_CLK			4
#define DISP_CC_MDSS_BYTE0_CLK_SRC		5
#define DISP_CC_MDSS_BYTE0_DIV_CLK_SRC		6
#define DISP_CC_MDSS_BYTE0_INTF_CLK		7
#define DISP_CC_MDSS_DP_AUX_CLK			8
#define DISP_CC_MDSS_DP_AUX_CLK_SRC		9
#define DISP_CC_MDSS_DP_CRYPTO_CLK		10
#define DISP_CC_MDSS_DP_CRYPTO_CLK_SRC		11
#define DISP_CC_MDSS_DP_LINK_CLK		12
#define DISP_CC_MDSS_DP_LINK_CLK_SRC		13
#define DISP_CC_MDSS_DP_LINK_DIV_CLK_SRC	14
#define DISP_CC_MDSS_DP_LINK_INTF_CLK		15
#define DISP_CC_MDSS_DP_PIXEL_CLK		16
#define DISP_CC_MDSS_DP_PIXEL_CLK_SRC		17
#define DISP_CC_MDSS_ESC0_CLK			18
#define DISP_CC_MDSS_ESC0_CLK_SRC		19
#define DISP_CC_MDSS_MDP_CLK			20
#define DISP_CC_MDSS_MDP_CLK_SRC		21
#define DISP_CC_MDSS_MDP_LUT_CLK		22
#define DISP_CC_MDSS_NON_GDSC_AHB_CLK		23
#define DISP_CC_MDSS_PCLK0_CLK			24
#define DISP_CC_MDSS_PCLK0_CLK_SRC		25
#define DISP_CC_MDSS_ROT_CLK			26
#define DISP_CC_MDSS_ROT_CLK_SRC		27
#define DISP_CC_MDSS_RSCC_AHB_CLK		28
#define DISP_CC_MDSS_RSCC_VSYNC_CLK		29
#define DISP_CC_MDSS_VSYNC_CLK			30
#define DISP_CC_MDSS_VSYNC_CLK_SRC		31
#define DISP_CC_XO_CLK				32

/* DISP_CC GDSCR */
#define MDSS_GDSC				0

#endif

Anon7 - 2022
AnonSec Team