| Server IP : 209.38.156.173 / Your IP : 216.73.216.122 [ Web Server : Apache/2.4.52 (Ubuntu) System : Linux lakekumayuhotel 5.15.0-136-generic #147-Ubuntu SMP Sat Mar 15 15:53:30 UTC 2025 x86_64 User : root ( 0) PHP Version : 8.1.2-1ubuntu2.22 Disable Function : NONE Domains : 2 Domains MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : ON Directory : /usr/lib/modules/5.15.0-136-generic/build/include/dt-bindings/reset-controller/ |
Upload File : |
/* SPDX-License-Identifier: GPL-2.0 */ /* * Copyright (c) 2020 MediaTek Inc. * Author: Yong Liang <yong.liang@mediatek.com> */ #ifndef _DT_BINDINGS_RESET_CONTROLLER_MT8192 #define _DT_BINDINGS_RESET_CONTROLLER_MT8192 #define MT8192_TOPRGU_MM_SW_RST 1 #define MT8192_TOPRGU_MFG_SW_RST 2 #define MT8192_TOPRGU_VENC_SW_RST 3 #define MT8192_TOPRGU_VDEC_SW_RST 4 #define MT8192_TOPRGU_IMG_SW_RST 5 #define MT8192_TOPRGU_MD_SW_RST 7 #define MT8192_TOPRGU_CONN_SW_RST 9 #define MT8192_TOPRGU_CONN_MCU_SW_RST 12 #define MT8192_TOPRGU_IPU0_SW_RST 14 #define MT8192_TOPRGU_IPU1_SW_RST 15 #define MT8192_TOPRGU_AUDIO_SW_RST 17 #define MT8192_TOPRGU_CAMSYS_SW_RST 18 #define MT8192_TOPRGU_MJC_SW_RST 19 #define MT8192_TOPRGU_C2K_S2_SW_RST 20 #define MT8192_TOPRGU_C2K_SW_RST 21 #define MT8192_TOPRGU_PERI_SW_RST 22 #define MT8192_TOPRGU_PERI_AO_SW_RST 23 #define MT8192_TOPRGU_SW_RST_NUM 23 #endif /* _DT_BINDINGS_RESET_CONTROLLER_MT8192 */